BY USING DIGITAL SIGNAL processing and LSI techniques, modern modems have been, in the main, of LSI design, except for the analog section. However, a complete LSI modem is necessary to realize a low-cost and small size modem. The analog LSI circuit will be a key device for data transmission equipment. This paper will describe an NMOS analog front-end LSI circuit for high speed telephone channel modems. The circuit has various kinds of analog functions: A/D and D/A converters, band limiting filters, AGC circuit, level adjuster, cable equalizers, delay equalizer, carrier level detector, and zero crossing detector. To realize these analog functions in NMOS, and to minimize the chip area, several circuit techniques are employed.
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A block diagram of the chip is shown in Figure 1 . The l l b A/D converter and the 9b D/A converter are based on the charge redistribution technique'. They operate at a 7.2-9.6kHz sampling rate and %.5V full-scale.
The chip contains a 5th-order low-pass filter and cable equalizer (Cable-EQL) for the transmitting section. The 5th-order lowpass filter, the 4th-order high-pass filter (HPF), the 6th-order delay equalizer (Delay-EQL) and the cable equalizer are used for receiving. These filters and equalizers utilize the switched capacitor filter (SCF) technique', and operate at a 288kHz clock rate.
The receiving and the transmitting Cable-EQL circuits are first-order programmable SCFs and have a four step variable frequency response via pin selection. The Delay-EQL equalizes a fixed delay for 2 links in voice channels. All anti-alias and smoothing filters are second-order RC-active filters.
The key point in minimizing the chip size is to reduce the SCF area. This problem has been solved by the use of a resistive divider which contributes to a capacitor ratio reduction. Resistive dividers are free from the effect of parasitic capacitance, but on the other hand, capacitive dividers are affected by it. Therefore, this parasitic free circuit allows the use of the 0.25pF minimum capacitor in an SCF. In the HPF shown in Figure 2 , which requires a large (400:l) ratio without a resistive divider, the maximum ratio is 140:1, and the total capacitance is 140pF.
load. Its area is 220pm x 400pm and the power consumption is 2.7mW.
The attenuator consists of resistor strings with taps. The transmit level can be set from 0 to -31dBm in 1dB steps.
The amplifier in the filters is designed so as to drive a resistive The programmable amplifier and the level detector are used in conjunction with an associated digital signal processor for software-controlled AGC. The input range for this AGC circuit is from 0 to -40dBm. The output level variation is 2.7dB at maximum.
The carrier detector, shown in Figure 3 , includes the precision fullwave rectifier, using a depletion transistor, and the 48dB ac amplifier with an 80pF on-chip capacitor for ac coupling. The carrier detector threshold level is -45dBm with 2dB hysteresis. The AGC loop, which operates at higher levels than -40dBm, affords fast detection for a high level carrier turnoff.
comparator, using a chopper amplifier technique. Its 3.5mV hysteresis makes it insensitive to AM noise. 
